查询IDT54FCT833ADB供应商

Integrated Device Technology, Inc.

FAST CMOS PARITY BUS TRANSCEIVER

IDT54/74FCT833A
IDT54/74FCT833B

FEATURES:

- Equivalent to AMD's Am29833 bipolar parity bus transceiver in pinout/function, speed and output drive over full temperature and voltage supply extremes
- High-speed bidirectional bus transceiver for processor-organized devices
- IDT54/74FCT833A equivalent to Am29833A speed and output drive
- **IDT54/74FCT833B 30% faster than Am29833A**
- Buffered direction and three-state controls
- Error flag with open-drain output
- I_{OL} = 48mA (commercial) and 32mA (military)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series (5µA max.)
- Available in plastic DIP, CERDIP, LCC and SOIC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT54/74FCT833s are high-performance bus transceivers designed for two-way communications. They each contain an 8-bit data path from the R (port) to the T (port), an 8-bit data path from the T (port) to the R (port), and a 9-bit parity checker/generator. The error flag can be clocked and stored in a register and read at the $\overline{ERR}$ output. The clear ($\overline{CLR}$) input is used to clear the error flag register.

The output enables $\overline{OE}_T$ and $\overline{OE}_R$ are used to force the port outputs to the high-impedance state so that the device can drive bus lines directly. In addition, $\overline{OE}_R$ and $\overline{OE}_T$ can be used to force a parity error by enabling both lines simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability. The devices are specified at 48mA and 32mA output sink current over the commercial and military temperature ranges, respectively.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

©1992 Integrated Device Technology, Inc.

PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW



LCC
TOP VIEW

PIN DESCRIPTION

Pin Name	I/O	Description
$\overline{OE}_R$	I	RECEIVE enable input.
R_I	I/O	8-bit RECEIVE data input/output.
$\overline{ERR}$	O	Output from fault registers. Register detection of odd parity fault on rising clock edge (CLK). A registered $\overline{ERR}$ output remains LOW until cleared. Open drain output, requires pull up resistor.
$\overline{CLR}$	I	Clears the fault register output.
T_I	I/O	8-bit TRANSMIT data input/output.
PARITY	I/O	1-bit PARITY output.
$\overline{OE}_T$	I	TRANSMIT enable input.
CLK	I	External clock pulse input for fault register flag.

2557 tbl 01

ERROR FLAG OUTPUT FUNCTION TABLE(1,2)

Inputs		Internal To Device	Output Pre-State	Output	
$\overline{CLR}$	CLK	Point "P"	$\overline{ERR}_{n-1}$	$\overline{ERR}$	Function
H	↑	H	H	H	Sample
H	↑	—	L	L	(1's
H	↑	L	—	L	Capture)
L	—	—	—	H	Clear

2557 tbl 02

NOTES:
1. $\overline{OE}_T$ is HIGH and $\overline{OE}_R$ is LOW.
2. H = HIGH
   L = LOW
   ↑ = LOW-to-HIGH transition of clock
   – = Don't Care or Irrelevant

FUNCTION TABLE[2]

Inputs						Outputs				
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	R_I ($\sum$ or H's)	T_I Incl Parity ($\sum$ of H's)	R_I	T_I	Parity	$\overline{ERR}$[1]	Function
L	H	H	↑	H (Odd)	NA	NA	H	L	H	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	H	↑	H (Even)	NA	NA	H	H	L	
L	H	H	↑	L (Odd)	NA	NA	L	L	H	
L	H	H	↑	L (Even)	NA	NA	L	H	L	
H	L	H	↑	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag: transmitting path is disabled.
H	L	H	↑	NA	H (Even)	H	NA	NA	L	
H	L	H	↑	NA	L (Odd)	L	NA	NA	H	
H	L	H	↑	NA	L (Even)	L	NA	NA	L	
—	—	L	—	—	—	NA	NA	NA	H	Clear the state of error flag register.
H	H	H	H or L	—	—	Z	Z	Z	*	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	—	—	—	Z	Z	Z	H	
H	H	H	↑	H or L (Odd)	—	Z	Z	Z	H	
H	H	H	↑	H or L (Even)	—	Z	Z	Z	L	
L	L	H	↑	H (Odd)	NA	NA	H	H	L	Forced-error checking.
L	L	H	↑	H (Even)	NA	NA	H	L	H	
L	L	H	↑	L (Odd)	NA	NA	L	H	L	
L	L	H	↑	L (Even)	NA	NA	L	L	H	

2557 tbl 03

NOTES:

1. Output state assumes HIGH output pre-state.
2. H = HIGH, L = LOW, ↑ = LOW-to-HIGH transition of clock, Z = High Impedance, NA = Not Applicable, – = Don't Care or Irrelevant, Odd = Odd number of logic one's, Even = Even number of logic one's, I = 0, 1, 2, 3, 4, 5, 6, 7
   *No change to stored Error State

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
V_{TERM}(2)	Terminal Voltage with Respect to GND	–0.5 to +7.0	–0.5 to +7.0	V
V_{TERM}(3)	Terminal Voltage with Respect to GND	–0.5 to V_{CC}	–0.5 to V_{CC}	V
T_A	Operating Temperature	0 to +70	–55 to +125	°C
T_{BIAS}	Temperature Under Bias	–55 to +125	–65 to +135	°C
T_{STG}	Storage Temperature	–55 to +125	–65 to +150	°C
P_T	Power Dissipation	0.5	0.5	W
I_{OUT}	DC Output Current	120	120	mA

NOTES: 2557 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
2. Inputs and V_{CC} terminals.
3. Outputs and I/O terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V	6	10	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 0V	8	12	pF

NOTE: 2557 tbl 05

1. This parameter is guaranteed by characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: V_{LC} = 0.2V; V_{HC} = V_{CC} – 0.2V
Commercial: T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5%; Military: T_A = –55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Conditions(1)			Min.	Typ.(2)	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level			2.0	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level			—	—	0.8	V
I_{IH}	Input HIGH Current (Except I/O Pins)	V_{CC} = Max.		V_I =V_{CC}	—	—	5	µA
				V_I = 2.7V	—	—	5(4)	
I_{IL}	Input LOW Current (Except I/O Pins)			V_I = 0.5V	—	—	–5(4)	
				V_I = GND	—	—	–5	
I_{IH}	Input HIGH Current (I/O Pins Only)	V_{CC} = Max.		V_I = V_{CC}	—	—	15	µA
				V_I = 2.7V	—	—	15(4)	
I_{IL}	Input LOW Current (I/O Pins Only)			V_I = 0.5V	—	—	–15(4)	
				V_I = GND	—	—	–15	
V_{IK}	Clamp Diode Voltage	Vcc = Min., I_N = –18mA			—	–0.7	–1.2	V
I_{OS}	Short Circuit Current	Vcc = Max.(3), V_O = GND			–60	–120	—	mA
V_{OH}	Output HIGH Voltage (Except $\overline{ERR}$)	Vcc = 3V, V_{IN} = V_{LC} or V_{HC}, I_{OH} = –32µA			V_{HC}	V_{CC}	—	V
		Vcc = Min. V_{IN} = V_{IH} or V_{IL}		I_{OH} = –300µA	V_{HC}	V_{CC}	—	
				I_{OH} = –15mA MIL.	2.4	4.3	—	
				I_{OH} = –24mA COM'L.	2.4	4.3	—	
V_{OL}	Output LOW Voltage	Vcc = 3V, V_{IN} = V_{LC} or V_{HC}, I_{OL} = 300µA			—	GND	V_{LC}	V
		Vcc = Min. V_{IN} = V_{IH} or V_{IL}	Except $\overline{ERR}$	I_{OL} = 300µA	—	GND	V_{LC}(4)	
				I_{OL} = 32 mA MIL.	—	0.3	0.5	
				I_{OL} = 48mA COM'L.	—	0.3	0.5	
			$\overline{ERR}$	I_{OL} = 48mA	—	0.3	0.5	

NOTES: 2557 tbl 06

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS V_{LC} = 0.2V; V_{HC} = V_{CC} – 0.2V

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
I_{CC}	Quiescent Power Supply Current	Vcc = Max.; $V_{IN} \geq V_{HC}$, $V_{IN} \leq V_{LC}$		—	0.2	1.5	mA
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. V_{IN} = 3.4V[3]		—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current[4] Outputs Open	Vcc = Max. $V_{IN} \leq V_{LC}$ $\overline{OE}_T$ = $\overline{OE}_R$ = GND One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$	—	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current[6]	Vcc = Max. Outputs Open f_{CP} = 10MHz 50% Duty Cycle $\overline{OE}_T$ = GND $\overline{OE}_R$ = V_{CC} f_i = 2.5MHz One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	1.4	3.4	mA
			V_{IN} = 3.4V V_{IN} = GND	—	1.9	5.4	
		Vcc = Max. Outputs Open f_{CP} = 10MHz 50% Duty Cycle $\overline{OE}_T$ = GND f_i = 2.5MHz $\overline{OE}_R$ = V_{CC} Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	4.0	7.8[5]	
			V_{IN} = 3.4V V_{IN} = GND	—	6.2	16.8[5]	

NOTES: 2557 tbl 07

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
   $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
   I_{CC} = Quiescent Current
   ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
   D_H = Duty Cycle for TTL Inputs High
   N_T = Number of TTL Inputs at D_H
   I_{CCD} = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
   f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
   f_i = Input Frequency
   N_i = Number of Inputs at f_i
   All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditions[1]	IDT54/74FCT833A				IDT54/74FCT833B				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	Min.[2]	Max.	
t_{PLH}	Propagation Delay	C_L = 50pF	—	10.0	—	14.0	—	7.0	—	10.0	ns
t_{PHL}	R_I to T_I, T_I to R_I	C_L = 300pF[3]	—	17.5	—	21.5	—	14.5	—	17.5	
t_{PLH}	Propagation Delay	C_L = 50pF	—	15.0	—	20.0	—	10.5	—	14.0	ns
t_{PHL}	R_I to PARITY	C_L = 300pF[3]	—	22.5	—	27.5	—	18.0	—	21.5	
t_{PZH}	Output Enable Time	C_L = 50pF	—	12.0	—	16.0	—	8.5	—	11.0	ns
t_{PZL}	$\overline{OE}_R$, $\overline{OE}_T$ to R_I, T_I	C_L = 300pF[3]	—	19.5	—	23.5	—	16.0	—	18.5	
t_{PHZ}	Output Disable Time	C_L = 5pF[3]	—	10.7	—	14.7	—	7.2	—	9.8	ns
t_{PLZ}	$\overline{OE}_R$, $\overline{OE}_T$ to R_I, T_I	C_L = 50pF	—	12.0	—	16.0	—	8.5	—	11.0	
t_{SU}	T_I, PARITY to CLK Set-up Time	C_L = 50pF	12.0	—	16.0	—	8.5	—	11.0	—	ns
t_H	T_I, PARITY to CLK Hold Time		0	—	0	—	0	—	0	—	ns
t_{REM}	Clear Recovery Time $\overline{CLR}$ to CLK		15.0	—	20.0	—	10.5	—	14.0	—	ns
t_W	Clock Pulse Width HIGH or LOW		7.0	—	9.5	—	5.5	—	7.0	—	ns
t_W	Clear Pulse Width LOW		7.0	—	9.5	—	5.5	—	7.0	—	ns
t_{PHL}	Propagation Delay CLK to $\overline{ERR}$		—	12.0	—	16.0	—	8.5	—	11.0	ns
t_{PLH}	Propagation Delay $\overline{CLR}$ to $\overline{ERR}$		—	16.0	—	20.0	—	15.0	—	18.0	ns
t_{PLH}	Propagation Delay	C_L = 50pF	—	15.0	—	20.0	—	10.5	—	14.0	ns
t_{PHL}	$\overline{OE}_R$ to PARITY	C_L = 300pF[3]	—	22.5	—	27.5	—	18.0	—	21.5	

NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

2557 tbl 08

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS: 2557 tbl 09

C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

SET-UP, HOLD AND RELEASE TIMES



PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTES 2557 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Z_O ≤ 50Ω; t_F ≤ 2.5ns; t_R ≤ 2.5ns.

ORDERING INFORMATION



2557 drw 03